

PATENT

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Wendell P. Noble

Attorney Docket No.: 500462.04

Patent No.: US 6,891,213 B1

Serial No. : 10/626,777

Issue Date: May 10, 2005

Filed

: July 23, 2003

Title

: BASE CURRENT REVERSAL SRAM MEMORY CELL AND METHOD

REQUEST FOR CERTIFICATE OF CORRECTION

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

A Certificate of Correction under 35 U.S.C. § 254 is respectfully requested for the above-identified patent in order to correct Patent and Trademark Office errors made during the printing of the patent. The changes in the patent needed to correct the errors are as follows:

Column, Line	Reads	Should Read		
Item (56), Line 1	"A SRAM memory cell"	An SRAM memory cell-		
Item (56), Line 11	"and has a reduced power"	and has reduced power		
Column 1, Line 42	"for 1.5V"	for 1.8V		
Column 2, Lines 23 and 60	"a NPN"	an NPN		
Column 2, Line 60	"in FIG. 2, however,"	in FIG. 2; however,		
Column 2, Lines 62	"a NMOS"	an NMOS		

and 63

Column 3, Line 2	"340N"	34 ON
Column 4, Line 25	"SRAM"	SRAM of
Column 4, Line 53	"with in the"	within the
Column 5, Line 8	"concentration NA"	concentration N _A
Column 5, Line 10	"is a"	is an
Column 5, Line 12	"concentration ND"	concentration N _D
Column 5, Line 16	"concentration NA of about 102""	concentration N _A of about 10 ²⁰
Column 6, Line 40	"exposed portions the"	exposed portions of the
Column 7, Line 38	"n+ type"	n+-type
Column 7, Line 41	"F squared"	F ²
Column 8, Line 17	"SRAM 175 FIG. 11,"	SRAM 175 of FIG. 11,

The above errors for which correction is requested under 35 U.S.C. § 254 were made in the printing of the patent. The errors are considered sufficiently important to justify the processing of a Certificate of Correction under 35 U.S.C. § 254. A Form PTO-1050, in duplicate, is enclosed herewith.

The Commissioner is hereby authorized to charge payment of any fees associated with this communication to Deposit Account No. 50-1266. A duplicate copy of this sheet is enclosed.

Favorable consideration of this Request is respectfully requested.

Respectfully_submitted,

By:

Edward W. Bulchis, Reg. No. 26,847

Customer No. 27,076 Dorsey & Whitney LLP 1420 Fifth Avenue, Suite 3400 Seattle, WA 98101 (206) 903-8785

Attorney for Applicant(s)

EWB:tdp Enclosures:

Postcard

Form PTO-1050 (+ copy)

H:\IP\Clients\Micron Technology\400\500462.04\500462.04 req cert correct.doc

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.

US 6,891,213 B1

DATED

May 10, 2005

INVENTOR(S)

Wendell P. Noble

It is certified that errors appear in the above identified patent and that said Letters Patent is hereby corrected as shown below:

Column, Line	Reads	Should Read
Item (56), Line 1	"A SRAM memory cell"	An SRAM memory cell
Item (56), Line 11	"and has a reduced power"	and has reduced power
Column 1, Line 42	"for 1.5V"	for 1.8V
Column 2, Lines 23 and 60	"a NPN"	an NPN
Column 2, Line 60	"in FIG. 2, however,"	in FIG. 2; however,
Column 2, Lines 62 and 63	"a NMOS"	an NMOS
Column 3, Line 2	"340N"	34 ON
Column 4, Line 25	"SRAM"	SRAM of
Column 4, Line 53	"with in the"	within the
Column 5, Line 8	"concentration NA"	concentration N _A
Column 5, Line 10	"is a"	is an
Column 5, Line 12	"concentration ND"	concentration N _D
Column 5, Line 16	"concentration NA of about 102""	concentration N _A of about 10 ²⁰
Column 6, Line 40	"exposed portions the"	exposed portions of the
Column 7, Line 38	"n+ type"	n+-type
Column 7, Line 41	"F squared"	F ²
Column 8, Line 17	"SRAM 175 FIG. 11,"	SRAM 175 of FIG. 11,

MAILING ADDRESS OF SENDER:

DORSEY & WHITNEY LLP 1420 Fifth Avenue, Suite 3400 Seattle, Washington 98101

FORM PTO-1050 (REV. 3-82)

H:\IP\Clients\Micron Technology\400\500462.04\500462.04 PTO 1050.doc

Patent	NI.	TIC	001	212	D 1
Patent	NΩ	1186	XVI		КI

No. add'l. copies

@ .30 per page

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.

US 6,891,213 B1

DATED

INVENTOR(S)

May 10, 2005 Wendell P. Noble

It is certified that errors appear in the above identified patent and that said Letters Patent is hereby corrected as shown below:

Column, Line	Reads	Should Read
Item (56), Line 1	"A SRAM memory cell"	An SRAM memory cell
Item (56), Line 11	"and has a reduced power"	and has reduced power
Column 1, Line 42	"for 1.5V"	for 1.8V
Column 2, Lines 23 and 60	"a NPN"	an NPN
Column 2, Line 60	"in FIG. 2, however,"	in FIG. 2; however,
Column 2, Lines 62 and 63	"a NMOS"	an NMOS
Column 3, Line 2	"340N"	34 ON
Column 4, Line 25	"SRAM"	SRAM of
Column 4, Line 53	"with in the"	within the
Column 5, Line 8	"concentration NA"	concentration N _A
Column 5, Line 10	"is a"	is an
Column 5, Line 12	"concentration ND"	concentration N _D
Column 5, Line 16	"concentration NA of about 102""	concentration N _A of about 10 ²⁰
Column 6, Line 40	"exposed portions the"	exposed portions of the
Column 7, Line 38	"n+ type"	n+-type
Column 7, Line 41	"F squared"	F ²
Column 8, Line 17	"SRAM 175 FIG. 11,"	SRAM 175 of FIG. 11,

MAILING ADDRESS OF SENDER:

DORSEY & WHITNEY LLP 1420 Fifth Avenue, Suite 3400 Seattle, Washington 98101

FORM PTO-1050 (REV. 3-82)

H:\IP\Clients\Micron Technology\400\500462.04\500462.04 PTO 1050.doc

Patent	No	LIS	6.89	1 21	13	R1

No. add'l. copies

@ .30 per page